Abstract-The Super-LHC upgrade puts strong demands on the radiation hardness of the innermost tracking detectors of the CMS, which cannot be fulfilled with any conventional planar detector design. The so-called 3D detector architectures, which feature columnar electrodes passing through the substrate thickness, are under investigation as a potential solution for the closest operation points to the beams, where the radiation fluence is estimated to reach 10 16 n eq cm 2 . Two different 3D detector designs with CMS pixel readout electronics are being developed and evaluated for their advantages and drawbacks. The fabrication of full-3D active edge CMS pixel devices with p-type substrate has been successfully completed at SINTEF. In this paper, we study the expected post-irradiation behaviors of these devices with simulations and, after a brief description of their fabrication, we report the first leakage current measurement results as performed on wafer.
I. INTRODUCTION

C
ERN is planning to upgrade the LHC to run at a peak luminosity of which is one order of magnitude higher than that of the current operation in order to improve the chances of discovering new high energy particles and enable more precise measurements. The high luminosity upgrade of LHC -referred to as Super LHC or SLHC-entails the tracking devices operated at radii of to withstand a radiation fluence of neutron equivalent per . The silicon detectors currently installed at innermost layers of the LHC trackers are designed to cope with radiation fluences of up to . The limitations of the present detector technology have initiated the search for novel detector concepts, architectures, and materials to meet radiation hardness requirements of the Super-LHC, exhibiting the same tracking and vertexing performance as the LHC detectors to achieve the physics goals. 3D detector geometries proposed by S. Parker (1995) [1] are promising developments for the innermost tracker layers of the next generation experiments.
II. 3D DETECTOR ARCHITECTURES The radiation hardness of a semiconductor detector is mainly determined by its electrode spacing as well as the sensor material properties. A shorter inter-electrode distance implies a lower depletion voltage, faster charge collection, and reduced carrier trapping at high fluences. In a conventional planar detector, the two sets of electrodes are implanted on the opposite surfaces of the chip with readout electrodes segmented in the form of strips or pixels. This geometry makes the n-type and p-type electrode separation, and therefore, the carrier drift distance equal to the substrate thickness. Thus, the drift distance cannot be decreased without reducing the substrate thickness. However, a reasonable substrate thickness must be maintained to allow enough charge generation by the ionizing radiation, which is required for a good signal-to-noise ratio. Therefore, there is a tradeoff between radiation hardness and signal-to-noise performance for planar detectors. In a 3D detector, on the other hand, the n-type and p-type electrodes are arrays of columns that penetrate into the bulk. This architecture allows an electrode spacing of as small as in a substrate with a thickness comparable to that of a typical planar detector , leading to superior radiation hardness without sacrificing the signal-to-noise ratio significantly. The geometries and operations of a planar detector and a 3D detector are compared in Fig. 1 .
A. Different 3D Detector Structures
The fabrication of 3D detectors is more complicated than that of planar detectors. It requires a reactive ion etching of the electrodes into the bulk and bonded support wafer to maintain the wafer integrity after hole etching. Due to the challenges which arise in the fabrication of full 3D detectors, alternative structures, including single-type column (STC) 3D detectors [2] - [9] and double-sided 3D detectors [10] - [15] , have been proposed and studied to simplify the manufacturing process although they were not expected to be as radiation-hard as full 3D detectors.
In STC-3D detectors, electrodes of one type are fabricated as columns whereas electrodes of the other type are ion implanted on the back surface. Therefore, the process of etching holes and filling them with polysilicon has to be carried out only once. Moreover, the columns do not pass through the full substrate thickness, simplifying the fabrication further by eliminating the need for the bonding and then the removal of a support wafer. In STC-3D devices, the radiation-induced electrons drift to the nearest column and get collected while the holes have to traverse the entire substrate thickness to get collected by the back surface, resulting in a relatively slow full charge collection and significant trapping of holes at high fluences.
In double-sided 3D sensors, the n-type columns fabricated from the front and used for readout while p-type columns are fabricated from the back-side and used for biasing. This makes the processing of double-sided 3D detectors easier compared to the conventional full 3D detectors, in which the two sets of columns are fabricated from the same side. Furthermore, in double-sided 3D devices, neither set of columns goes through the entire substrate thickness, which increases the resistance to mechanical stress and does not require a supporting wafer. The main weakness of double-sided 3D detectors is the presence of low electric field regions near the front and back surfaces. After heavy radiation, it becomes hard to deplete these regions, resulting in charge loss [11] .
First full 3D detectors were fabricated at Stanford Nanofabrication Facility in 1997 [16] . Recently, the processing has been transferred to SINTEF for larger scale production as a part of the 3D Collaboration which now includes the University of Manchester, SLAC, Purdue University, University of Hawaii, Oslo University, CNM-Barcelona, FBK-Trento, and SINTEF. Stanford still contributes with polysilicon filling and consulting.
B. Active Edge
The front and back surfaces of a planar detector are at different potentials, and the cutting edge of the sensor is conductive and a source of high leakage current due to the non-passivated dangling bonds. In order to keep the electric field in the active area away from the cracks and dangling bonds of the dice line, some space must be left between the boundary of the sensitive region and the physical edge. Moreover, the passivating oxide has a fixed positive charge that resides near the silicon/oxide interface and induces an electron channel on the silicon surface. Further space must be allocated for guard rings to cutoff this conductive channel and thereby allow a uniform potential drop along the sensor periphery, preventing breakdown. The detector edges are dead regions and, with a width of hundreds of micron, can cover a significant portion of the detector's surface area.
In 3D detectors, on the other hand, since the front and back surfaces are at the same potential, a conductive edge does not present an issue. Therefore, 3D sensors can be fabricated with an active edge electrode [17] - [19] that increases the sensor sensitivity to within a few microns of the physical edge. The active edge electrode is formed by etching the chip periphery through the wafer with a deep reactive ion etching tool and filling the trench with doped polysilicon. Stanford and SINTEF 3D sensors use active edge electrodes (Fig. 2) . In fact, the conventional planar detectors can be fabricated with an active edge instead of guard rings (planar 3D detectors) but these detectors are not suitable for high radiation environments [20] .
The oxide charge-induced electron channels at the silicon/oxide interfaces short the neighboring n-type electrodes. P-spray layers are needed to compensate the electron channels and provide isolation between n-type columns. The functionality of p-type active edge is different for 3D detectors made on n-type and p-type substrates with n-type readout electrodes. In the case of n-type substrate, all pixels have a common p-n junction via the p-type bias electrodes. The p-n junction also includes the p-spray layers on the top and bottom surfaces and the active edge. Therefore, when the wafer is diced through the p-spray, the depletion region extends to the cutting edge, leading to enormous increase in the leakage current. In the case of p-type substrate, on the other hand, the pixels are decoupled and the p-spray layers are not a part of a p-n junction so the active edge prevents the space-charge region from reaching out to the saw line.
C. 3D CMS Pixel Layouts
Two different 3D sensor layouts which feature different number of columns per pixel are used for the CMS as shown in Fig. 3 . The by CMS pixel size contains two readout electrodes (2E) in one layout and four readout electrodes (4E) in the other. The readout electrodes consist of n-type columns which are shorted together in each pixel. Each n-type column is surrounded by four biasing p-type columns, forming sub-pixels. All the p-electrodes are connected by a patterned metal layer to a bias pad. A single CMS chip contains with and -type electrodes in the 2E and 4E geometries, respectively.
The dimensions of a single cell in the 4E configuration are by whereas the 4E configuration has a cell size of by . Different electrode spacing ascribes both advantages and disadvantages to each layout. Although the 4E geometry gives rise to a lower depletion voltage, faster response and less carrier trapping, one of its drawbacks is the higher pixel capacitance which results in a poorer signal-to-noise ratio. Furthermore, as will be discussed later in Section III, a negligible portion of the charge generated in the bias and readout columns is collected at high radiation fluences so the dead volume in the 4E configuration will be as twice as that of the 2E configuration.
III. SIMULATIONS OF 3D CMS PIXEL DETECTORS WITH RADIATION DAMAGE
A. Modeling of Radiation Damage
The incident radiation does not interact only with the electron clouds surrounding the silicon nuclei, but also with the nuclei themselves and if the radiation particle has sufficient energy to provide the required recoil energy to remove an atom from its lattice, the silicon atom will be kicked out of its lattice, placing a crystal defect. The resulting empty lattice sites are called vacancies and the atoms between the regular lattice sites are called interstitials. Most of the primary radiation-induced defects are not stable. Vacancies and interstitials move through the crystal at room temperature and partially anneal if they meet and recombine during their migration. However, some energetic displaced lattice atoms may also lead to secondary processes, forming stable defect clusters that alter the electrical properties of silicon [21] , [22] . Besides introducing bulk defects, the ionizing radiation leads to an increase of the positive oxide charge near the silicon/oxide interface, which saturates at a density of after radiation doses of some kilograys [23] , [24] . The main manifestations of the stable crystal defects in the detector performance are increase of leakage current, change of effective space-charge density in the space charge region and a consequent increase of depletion voltage, and trapping of charge carriers. The rise of leakage current is due to electron-hole pair generation via the allowed electronic states near the center of the band gap introduced by lattice defects. The deep level defects above the mid band gap are mostly unoccupied because of the lack of free carriers in the space-charge region. The small occupied portion of these recombination-generation centers will be in a negatively charged state, increasing the effective p-type doping of silicon while the dominating unfilled states can trap free electrons from the conduction band. Similarly, most of the defect states below the mid band gap are filled with electrons and can trap holes from the valence band [25] .
A radiation damage model for p-type float zone (FZ) silicon with three trap levels (two acceptor levels positioned slightly above the mid band gap for increase of leakage current, change of effective doping concentration, and trapping of electrons and one donor level located far below the band gap for trapping of holes) has been proposed [23] . The leakage current and depletion voltage simulations done by employing this model have shown a very good agreement with the experimental results for p-type planar detectors.
In order to improve the accuracy of the trapping rates, the carrier cross sections in the original model were later modified in [26] . The model was applied to an n-on-p pad detector to check how the modification of the parameters affects the accuracy of depletion voltage and leakage current. The depletion voltage is still predicted with a good accuracy. Although the simulated damage constant was about 30% higher than the experimental value, the result is satisfactory since the measured damage constant can vary by more than 30% under different annealing conditions. The simulated charge collection efficiencies using the modified model follow the same trend as the experimental results for both an n-on-p strip detector and a 3E ATLAS 3D detector, confirming the geometry independence of functionality of the model. At fluences of , the experimental and simulated charge collection efficiencies match but at higher fluences, the simulated values drop to about 60-70% of the experimental data. Similar behavior was observed with some other models such as [27] .
B. Simulations of 3D CMS Pixel Detectors With Synopsys Sentaurus
Numerical simulations have been carried out with Synopsys Sentaurus TCAD [28] to predict the post-irradiation electrical and charge collection performance of the 3D CMS detectors. The electron, hole, potential and space charge distributions are found by solving simultaneously the Poisson's equation and the continuity equations for electrons and holes. The Poisson's equation, which relates charge density and potential, takes into account all charges associated with electrons, holes, donors and acceptors, and deep level defect states. The carrier continuity equations relate drift, diffusion, and recombination and generation through the deep level defects, which is described by Shockly-Read-Hall (SRH) statistics. A trap is characterized by its type (donor-like or acceptor-like), its energy level, the related defect, and its carrier cross sections. Sentaurus can simulate the effects of radiation damage once the parameters of the traps and their concentrations, which are linearly proportional to the radiation fluence, are specified. 3D simulations are extremely slow but the pixel's symmetry makes it possible to obtain information about depletion voltages, breakdown behavior and charge collection efficiency, as long as the charge sharing between neighboring pixels is ignored, by performing the simulations with only a single cell. In [29] , it has been shown that the charge sharing is reduced in 3D structures. In all simulations of 3D CMS detectors, a substrate thickness of , a substrate doping of (corresponding to a resistivity of ) and a column diameter of are assumed. The p-spray concentration at the silicon/oxide interfaces is set in such a way that it matches the inversion charge concentration after the oxide charge density reaches its saturation value which will be taken as throughout all the simulation work. More precisely, it is a Gaussian profile with a depth of and peak doping of at the silicon/oxide interfaces. The simulated cell of the 4E CMS pixel geometry is shown in Fig. 4 . Fig. 5 shows the simulated depletion voltage as a function of radiation fluence for each of the 3D CMS pixel geometries. The regions near the front and back surfaces deplete more slowly as the p-side of the p-n junction is more heavily doped at the locations of the p-spray layers. At fluence of , 2E and 4E configurations have full depletion voltages of 220 V and 80 V, respectively. For comparison, it would take 2000-3000 V to fully deplete a typical planar detector made with p-type substrate at this fluence. The maps of electric field distributions at fluence of (Fig. 6 ) have shown too low electric fields at the corners of the mesh, the midway between two neighboring n-type columns or p-type columns, implying that the charge carriers generated in these regions will drift more slowly and be more prone to trapping. The electric field maxima are located around the n-electrodes where the p-n junction is located. The top and bottom portions of the p-n junction (not shown), where the p-side is the p-spray layers, have highest electric spots that determine the breakdown. Moreover, as the cell size increases, the uniformity of electric field degrades so the 4E configuration has a more even field distribution.
The pre-irradiation and post-irradiation breakdown behaviors of 2E and 4E configurations have been simulated using the impact ionization model proposed by Okuto and Crowell [30] . In Fig. 7 , leakage currents versus reverse bias voltage for each structure at fluences of zero and are shown. The oxide charge density was taken before irradiation [31] whereas it was assumed to saturate at after irradiation. Comparing the post-irradiation breakdown voltages of 330 V and 400 V with the depletion voltages obtained previously from the simulations, it seems theoretically possible to operate both geometries at full depletion at the high SLHC fluences without undergoing a breakdown. However, the larger difference between its breakdown voltage and depletion voltage makes the 4E configuration more reliable. To be precise, the difference between the breakdown voltage and full depletion voltage is as high as 320 V for the 4E layout whereas it is 110 V for the 2E layout. A remarkable observation is that although the 2E geometry has a higher breakdown voltage before irradiation, it is out-performed by the 4E geometry after irradiation.
The increase of breakdown voltage after irradiation is expected as the p-spray isolation technique is employed. This is in contrast with p-stop isolation, in which the highest breakdown is seen before irradiation. In the case of p-spray isolation, the boron implantation dose is chosen such that it is just high enough to compensate the electron layer induced by the saturated oxide charge. Before irradiation, the p-spray concentration is drastically higher than the electron concentration on the silicon surface and the effective p-type doping of the p-spray is at its maximum. As the oxide charge increases with irradiation, the effective doping concentration of the p-spray decreases and reaches its minimum value when the oxide charge saturates. This explains the decrease of maximum electric field and therefore the increase of breakdown voltage after irradiation.
The charge collection efficiency has been investigated with transient simulations. Since the simulations are quite time consuming, these studies were performed only with the 4E geometry. The minimum ionizing particle (MIP) travels vertically through the entire substrate thickness and the track generates 80 electron-hole pair per micron which is the most probable energy loss for MIP travelling through silicon. The lateral profile of the track is Gaussian with standard deviation so more than 99.99% of the charge is generated within a radius of . The time dependence of transient current has shown that majority of the charge is collected in a fraction of 1 ns. The collected charge is obtained by integrating the transient current at the readout electrode over 5 ns. Fig. 8 shows the collected charge as a function of radiation fluence when the MIP travels through the midway between the electrodes at a reverse bias of 150 V. The trapping becomes dominant after a fluence of and the collected charge drops to at a fluence of , which is 58% of the generated charge. When the MIP goes through the bias and readout columns, some charge can be collected before irradiation and at low fluences but the collected charge is negligibly low after a fluence of , as shown in Fig. 9 . Therefore, the columns become dead regions at high fluences, reducing the total sensitive area. The dead volumes comprise and of the total volume of 4E layout and 2E layout, respectively. The collected charge was computed for 35 different MIP positions spaced uniformly at a radiation fluence of and plotted as a function of x and y coordinates of the MIP (MIP direction is along the z-axis). As shown in Fig. 10 , the charge collection efficiency (CCE) is highest for interaction points between the electrodes where it is 9.5 ke-and drops to 5.5 ke-for MIP positions near the edges. No charge is collected when MIP traverse the substrate thickness through the columns at this fluence as discussed previously. Averaging the charge collected from all MIP positions yields a CCE of 47%.
Finally, the calculation of the average CCE was repeated for different bias voltages. The variation of the CCE with bias at fluence of is shown in Fig. 11 . Up to the depletion voltage (80 V), the collected charge increases dramatically with bias because of the obvious reason that only the charge generated in the depleted volume is collected. After the full depletion is reached, the CCE continues increasing with bias, but at a lower rate, due to the increasing electric field.
IV. FABRICATION AND FIRST TESTS OF 3D CMS PIXEL DETECTORS
A. Fabrication at SINTEF
The first run of full 3D sensor processing at SINTEF was completed in February, 2008 with thick n-type (100) Fig. 12 . SEM images of the columns in second run 3D SINTEF devices before and after polysilicon filling.
silicon wafers with resistivity of . These wafers include only 2E, 3E, and 4E ATLAS pixel devices along with various test structures. The isolation between n-type electrodes is provided with p-spray on front and back surfaces. The process wafer is bonded to a support wafer by direct fusion bonding after a thermal oxidation. Holes with a diameter of were etched using an Alcatel AMS-200 deep reactive ion etcher (DRIE) [32] with a modified Bosch process [33] . First, the electrodes are etched and filled with polysilicon and then the polysilicon is doped from a gas phase source. After etching of excess polysilicon and thermal growth of a 300 nm thick oxide layer to protect the electrodes, the electrodes and active edge are fabricated. At SINTEF, a polysilicon layer with thickness of can be deposited at one time and the complete polysilicon filling is estimated to take at least 70 hours with these facilities. Therefore, after the deposition and doping of a thick polysilicon layer at SINTEF, the rest of the electrode filling is done at Stanford Nanofabrication Facility which has the capability of depositing polysilicon layers with thickness up to at one time. The fabrication of the electrodes is followed by the deposition and patterning of a metal layer. Finally, passivation layers of oxide and nitride were deposited by PECVD and patterned.
The asymmetry between the oxide distribution in the front and back surfaces caused a high mechanical stress during the polysilicon filling of the columns, which resulted in a large wafer breakage in the first run. The warping of the wafers also made the alignment during the photolithographic steps extremely difficult. Large topography on the wafer surface after removal of excess polysilicon was another issue, which hindered the resist coating and photolithography. Moreover, voids and keyholes were seen in the columns after polysilicon filling mainly due to the variation in the etching profiles [34] .
The second run wafers also include Medipix, 1E and 5E ATLAS, and 2E and 4E single ROC (readout chip) CMS devices. and thick p-type wafers with specific resistivity above have been processed in parallel. A new deep reactive ion etcher, Alcatel AMS-200 ISPEEDER, was used for hole etching, which provides faster etching and yields trench profiles of higher quality. Another improvement in the second run is that narrower active edge trenches have been achieved. The trench width was or on different devices in the first run while it has been reduced to in the second run. Moreover, an extra nitride layer was deposited in order to provide a better doping barrier, protect the field oxide and maintain a symmetry on the front and back surfaces. All these improvements led to significantly reduced mechanical stress, bow and breakage with 18 out of 23 wafers surviving the processing. Fig. 12 shows SEM (scanning electron microscope) images of cross section of and columns in a wafer from the second run after hole etching and after filling the holes with polysilicon. Much better hole profiles with fully filled n-type electrodes and only small voids in the p-type electrodes, and enhanced topography are achieved in comparison with the first run.
B. Initial Test Results
The I-V tests of the fabricated 3D CMS pixel detectors have been performed on wafer at SINTEF. Figs. 13(a)-13(d) show the leakage current characteristics of 2E and 4E 1ROC CMS pixel sensors, respectively, from thick (B2-1) and thick (B5) wafers. Five chips with 2E configuration and five chips with 4E configuration from each wafer turned out to yield good I-V behaviour. All chips with 2E geometry sustain a reverse bias of 100 V without any indication of breakdown while some of the chips with 4E configuration exhibit a soft breakdown before the leakage current starts to increase dramatically. The leakage current is in the order of before breakdown and the full depletion voltage is less than 20 V for all sensors. Furthermore, I-V measurements on different pixels have shown a typical average leakage current of 0.5 to 1 nA per pixel at full depletion.
As shown in Fig. 7(a) , the simulated leakage currents are and for a single cell of 2E and 4E geometries, respectively. A pixel contains 8 cells in the 4E configuration and 4 cells in the 2E configuration. Normalizing the cell currents yields a pixel current of 0.2 nA which is of the same order as the measured current. The leakage current measurements were conducted with a temporary test metallization that shorts all the n-type electrodes to obtain the total chip current in one measurement. A positively biased p-bulk MOS structure is formed with the presence of the temporary metal layer, resulting in type inversion of the silicon surface. Therefore, some of the measured current might be due to this inversion charge as well as possibly some bad pixels, which will be verified after testing the bump-bonded sensors.
The simulations showed breakdown voltages of and for 4E and 2E configurations, respectively. The breakdown voltage is strongly dependent on the oxide charge and these values were obtained under the assumption that oxide charge density is , which is the typical value before irradiation. Comparing the simulated breakdown voltages with the experimental values, which are for most sensors with 4E configuration and for most sensors with 2E configuration, it can be seen that the simulation is able to predict the breakdown voltages with a quite reasonable accuracy.
V. CONCLUSIONS AND FUTURE WORK
The fabrication of full 3D CMS sensors at SINTEF has been completed. The I-V characteristics as measured at the wafer level are promising. Since these measurements were done with a temporary metal layer, some of the current might be due to the MOS effect so the actual leakage current will be determined by testing the bump-bonded sensors. Two processed wafers have been diced and bump-bonded with the backing wafer at IZM, Germany. The bump-bonded CMS pixel sensors will be first characterized at Purdue University with a source and then at Fermi National Laboratory with a test beam. The final removal of the support wafer remains a challenge. Another two processed wafers were sent back to SINTEF after only the metallization was done at IZM for the removal of the supporting wafers and dicing by DRIE at SINTEF. The expected post-irradiation electrical and charge collection performance of 3D CMS pixel detectors has been simulated using radiation damage models from literature. For ionizing radiation travelling through n-type and p-type columns, no signal is obtained at high fluences although of the generated charge can be collected before irradiation. Furthermore, the low electric field around the midways between two neighboring n-type columns or p-type columns cause a lower fraction of the charge induced in these regions to be collected. Although its higher breakdown voltage as well as lower depletion voltage, charge collection time and trapping seem to make the 4E configuration more suitable for operation at high fluences, the noise performance may favor the use of the 2E configuration, which will be determined after the characterization of the detectors. The simulation results will be later compared with the experimental data to check the consistency.
